

Intel Technology Briefing

November 7, 2000

Sunlin Chou

Intel Vice President, General Manager
Technology and Manufacturing Group

Mark Bohr

Intel Fellow, Director of Process Architecture and
Integration
Technology and Manufacturing Group



What are we talking about?

An important milestone

- Successful completion of 0.13 μ m (130 nanometer) generation logic technology development
- Intel has built functional SRAMs and microprocessors using 130nm design rules -- first to demonstrate operating integrated circuits on this technology
- New process will allow Intel to build processors with >100 million transistors and will operate at multi-GHz

Logic Process Evolution

	<u>P648</u>	<u>P650</u>	<u>P852</u>	<u>P854</u>	<u>P856</u>	<u>P858</u>	<u>P860</u>
Production	1989	1991	1993	1995	1997	1999	2001
Generation	1.00	0.80	0.50	0.35	0.25	0.18	0.13 mm
Gate Length	1.00	0.80	0.50	0.35	0.20	0.13	0.07 mm
SRAM Cell	220	111	44	21	10.6	5.6	2.09 mm²
Supply	5.0	5.0	3.3	2.5	1.8	1.5	1.3 volts
# Metal	2	3	4	4	5	6	6 (Copper)

*New generation every 2 years -
One reason why Intel is in leadership position*

130 Nanometer Technology Features


- **70nm (0.07mm) transistor gate & 1.5nm gate oxide**
 - World's smallest, fastest transistor gate - the foundation of fast microprocessors
 - Thinnest gate oxide in the industry
 - Both allow for greater transistor density and faster performance
- **Technology operates at 1.3 volts or less**
 - 20% lower voltage than today's state-of-the-art technologies; excellent power performance for mobile computers

130nm Technology Features

- **Copper interconnects with low-k dielectrics**
 - 130nm process means smaller die size, more die per wafer, lower cost
 - High aspect ratio (thickness/width) ensures a strong electric signal
 - Fluorine-doped SiO₂ low-k dielectric (for interconnects) -- good insulation between metal layers keeps electric signals isolated
 - Copper + high aspect ratio + low-k dielectric = lower interconnect resistance and lower interconnect capacitance, resulting in up to 40% reduction in interconnect delay
- **High-yielding 18 Mbit SRAMs with a 2.45mm² memory cell**
 - 2.09mm² memory cell under development for next year
 - Smallest SRAM cell size published to date


The combination of these features results in smaller, cheaper, and higher performing processors

130nm Technology Features



70 nm L_{GATE} NMOS Transistor

Aspect Ratio
(T/W) = 1.6/1



Metal 6

Metal 5


Metal 4


Metal 3

Metal 2

Metal 1

Transistors





PMOS
Transistor


NMOS
Transistor

NMOS
Transistor

2.09 mm² 6-Transistor SRAM Memory Cell

130nm Process Ramp in 8 Factories

Wafer Starts
Per Week
(200mm Equivalents)



Intel's Technology Edge

- Fastest transistors in the industry
- Copper and low-k interconnects
- Voltage scaling for low power
- Dense SRAM cell
- Functioning SRAMs, microprocessors
- Earliest 130nm production, 200/300mm
- > 100M transistor, multi-GHz products

Intel's logic technology continues to lead the industry

Q & A

- For information on Intel's silicon technology, please visit the new Silicon Showcase at www.intel.com/research/silicon
- More 130nm technology details will be available at the IEEE International Electron Devices Meeting (IEDM) in San Francisco on December 12